FPGA Implementation of Advance Encryption Standard Using Xilinx System Generator

Authors

  • Alia Arshad Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus H-12 Islamabad, Pakistan
  • Kanwal Aslam Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus H-12 Islamabad, Pakistan
  • Dur-e-Shahwar Kundi Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus, H-12 Islamabad, Pakistan
  • Arshad Aziz Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus, H-12 Islamabad, Pakistan

Keywords:

AES, System Generator, FPGA, Cryptography

Abstract

This paper presents a resource efficient reconfigurable hardware implementation of Advance Encryption Standard (AES) algorithm using High Level Language (HLL) approach on Field Programmable Gate Array (FPGA) for rapid development. In this work, we use an approach to directly map the design described in a high level package i.e. System Generator on FPGA platforms. This approach is ideal for Encryption functions where the development of data-path architectures can easily be done to provide bit and cycle accurate models. Our approach fills the gap between performance and flexibility by efficiently applying re-configurability. We use primitive level approach and customize all the operations our design by effectively utilizing conventional blocks of Xilinx System Generator to get optimum performance in terms of speed and area. This approach enables us to minimize critical paths in design and increase the overall frequency of design especially for MixColumn and SubByte transform. Our design shows best performance in terms of speed and area as compared with any other software and hardware/software co-design implementation counterparts, it operates at 288.19 MHZ and offers high throughput of 36.864 Gbps.

Author Biographies

Alia Arshad, Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus H-12 Islamabad, Pakistan

Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus, H-12 Islamabad, Pakistan

Kanwal Aslam, Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus H-12 Islamabad, Pakistan

Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus, H-12 Islamabad, Pakistan

Dur-e-Shahwar Kundi, Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus, H-12 Islamabad, Pakistan

Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus, H-12 Islamabad, Pakistan

Arshad Aziz, Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus, H-12 Islamabad, Pakistan

Department of Electrical Engineering, National University of Sciences and Technology (NUST), Karachi Campus, H-12 Islamabad, Pakistan

References

N. A. Saqib, C. K. Koc, A .D. Pérez, F. Rodriguez-Henriquez, “Cryptographic Algorithms on Reconfigurable Hardwareâ€, Signals and Communication Technology, Springer, vol. 26, pp. 362, 2007.

M. Mozaffari-Kermani, A. Reyhani-Masoleh, "Efficient and High-Performance Parallel Hardware Architectures for the AES-GCM," IEEE Transactions on Computers, vol. 61, no. 8, pp. 1165-1178, Aug. 2012.

E. El-Araby, Saumil G. Merchant, T. El-Ghazawi, "A Framework for Evaluating High-Level Design Methodologies for High-Performance Reconfigurable Computers," IEEE Transactions on Parallel and Distributed Systems, vol. 22, no. 1, pp. 33-45, Jan. 2011.

M. Mali, F. Novak and A. Biasizzo, “Hardware Implementation of AES Algorithmâ€, Journal of Electrical Engineering, vol. 56, pp 265–269, 2005.

M. Askar and T. Egemen, “Design and SystemC Implementation of a Crypto Processor for AES and DES Algorithmsâ€, Information Security and Cryptology Conference with International Participation, Dec 2007.

M. Lukowiak, S. Radziszowski and J. Vallino and C. Wood, “Cybersecurity Education: Bridging the Gap Between Hardware and Software Domainsâ€.

F. Oboril, I. Sagar, M. B. Tahoori, "A-SOFT-AES: Self-adaptive software-implemented fault-tolerance for AES", On-Line Testing Symposium (IOLTS), IEEE 19th International, pp.104-109, 8-10 July 2013.

Y. Wang, Y. Ha, "FPGA-Based 40.9-Gbits/s Masked AES with Area Optimization for Storage Area Network", Circuits and Systems II: Express Briefs, IEEE Transactions, vol.60, no.1, pp.36-40, Jan 2013.

D. Osvik, J. Bos, D. Stefan and D. Canright, “Fast Software AES Encryptionâ€, FSE'10 Proceedings of 17th International Conference on Fast Software Encryption, pp 75-93, 2010.

T. Babu, K. Murthy and G. Sunil, “AES Algorithm Implementation using ARM Processorâ€, 2nd International Conference and workshop on Emerging Trends in Technology (ICWET) Proceedings published by International Journal of Computer Applications (IJCA), 2011

M. Hasamnis, P. Jambhulkar and S. Limaye, “Implementation of AES as a Customâ€, Advanced Computing: An International Journal (ACIJ), vol.3, No.4, July 2012.

J. Bos, D. Osvik, D. Stefan, “Fast Implementations of AES on Various Platformsâ€, IACR Cryptology ePrint Archive, vol. 501, 2009.

M. Biglari, E. Qasemi, B. Pourmohseni, "Maestro: A high performance AES encryption/decryption system", Computer Architecture and Digital Systems (CADS), 17th CSI International Symposium, pp.145-148, 30-31 Oct. 2013.

O. Mourad, S. Lotfy, M. Noureddine, B. Ahmed, T. Camel, "AES Embedded Hardware Implementation", Adaptive Hardware and Systems, Second NASA/ESA Conference, pp.103-109, 5-8 Aug. 2007.

FIPS-197, “Federal Information Processing Standards Publication FIPS-197, Advanced Encryption Standard (AES)â€, http://csrc.nist.gov/publications/fips/fips197/fips-197.pdf, October 1999.

N.Anitha Christy and P.Karthigaikumar, “FPGA Implementation of AES Algorithm using Composite Field Arithmeticâ€, International Conference on Devices, Circuits and Systems (ICDCS), pp. 713-717, 2012.

A. C. Zigiotto, R. d'Amore, "A Low-Cost FPGA Implementation of the Advanced Encryption Standard Algorithm," 15th Symposium on Integrated Circuits and Systems Design, pp.191, 2002.

S. Qu, G. Shou, Y. Hu, Z. Guo and Z. Qian, “High Throughput Pipelined Implementation of AES on FPGAâ€, International Symposium on Information Engineering and Electronic Commerce, pp. 542-545, 2009.

V. Elamaran and G. Rajkumar, “FPGA Implementation of Point Processes Using Xilinx System Generatorâ€, Journal of Theoretical and Applied Information Technology, vol. 41,pp. 201-206, July 2012.

Downloads

Published

2014-04-22

How to Cite

Arshad, A., Aslam, K., Kundi, D.- e-S., & Aziz, A. (2014). FPGA Implementation of Advance Encryption Standard Using Xilinx System Generator. Asian Journal of Applied Sciences, 2(2). Retrieved from https://www.ajouronline.com/index.php/AJAS/article/view/1136

Issue

Section

Articles

Most read articles by the same author(s)