TY - JOUR AU - Evariste, Wembe Tafo AU - Adolphe, Moukengue Imano AU - Daniel, Teko AU - Arnaud, Djamet Yimga PY - 2014/10/15 Y2 - 2024/03/28 TI - Noise Optimization of Readout Front Ends in CMOS Technology with PS Circuit JF - Asian Journal of Applied Sciences JA - AJAS VL - 2 IS - 5 SE - Articles DO - UR - https://www.ajouronline.com/index.php/AJAS/article/view/1833 SP - AB - <p>In this paper, the study of the noise optimization of the charge sensitive preamplifier (CSP) for silicon strip, Si(Li), CdZnTe and CsI<strong> </strong>detectors is presented. The power limitation in such systems is available while a good noise performance and a fast signal processing time are required. This paper describes the CSP noise for CMOS technology with a chosen detector capacitance 3pF and transistor gate length ranging from 0.13 <em>μ</em>m to 2<em>μ</em>m. In this paper the designed CSP, followed by a fast pulse shaper (PS) stage, the equivalent noise charge (ENC) obtained is dominated by the thermal noise of an input MOS transistor. Noise behavior is evaluated with the input transistor works in a moderate inversion region. These analyses are made using a simplified EKV (Enz, Krummenacher, Vittoz) model and MATLAB simulations using BSIM3v3 models. We show several novel aspects of the noise optimization of the CSP regarding the optimum transistor width and the optimum of the drain current, and the sensitivity of the ENC between this width and the drain current.</p> ER -